spinal.core

VerilogBase

Related Doc: package core

trait VerilogBase extends VhdlVerilogBase

Created by PIC18F on 07.01.2015.

Linear Supertypes
VhdlVerilogBase, AnyRef, Any
Known Subclasses
Ordering
  1. Alphabetic
  2. By inheritance
Inherited
  1. VerilogBase
  2. VhdlVerilogBase
  3. AnyRef
  4. Any
  1. Hide All
  2. Show all
Learn more about member selection
Visibility
  1. Public
  2. All

Type Members

  1. class Process extends AnyRef

    Definition Classes
    VhdlVerilogBase

Value Members

  1. final def !=(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any
  2. final def ##(): Int

    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any
  4. final def asInstanceOf[T0]: T0

    Definition Classes
    Any
  5. def clone(): AnyRef

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  6. def emitClockEdge(clock: Bool, edgeKind: EdgeKind): String

  7. def emitDataType(node: Node): String

  8. def emitDirection(baseType: BaseType): String

  9. def emitEnumLiteral[T <: SpinalEnum](enum: SpinalEnumElement[T], encoding_: SpinalEnumEncoding, prefix: String = "`"): String

  10. def emitEnumType(enum: SpinalEnum, encoding_: SpinalEnumEncoding, prefix: String = "'"): String

  11. def emitEnumType[T <: SpinalEnum](enum: SpinalEnumCraft[T], prefix: String): String

  12. def emitRange(node: Node): String

  13. def emitReference(node: Node): String

  14. def emitResetEdge(reset: Bool, polarity: ActiveKind): String

  15. def emitSignal(ref: Node, typeNode: Node): String

  16. final def eq(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef
  17. def equals(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any
  18. def finalize(): Unit

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] )
  19. def getAsyncProcesses(component: Component): Seq[Process]

    Definition Classes
    VhdlVerilogBase
  20. final def getClass(): Class[_]

    Definition Classes
    AnyRef → Any
  21. def getSensitivity(nodes: Iterable[Node], includeNodes: Boolean): Set[Node]

    Definition Classes
    VhdlVerilogBase
  22. def getSwappedEncoding(encoding: SpinalEnumEncoding): SpinalEnumEncoding

  23. def hashCode(): Int

    Definition Classes
    AnyRef → Any
  24. final def isInstanceOf[T0]: Boolean

    Definition Classes
    Any
  25. def isReferenceable(node: Node): Boolean

    Definition Classes
    VhdlVerilogBase
  26. final def ne(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef
  27. final def notify(): Unit

    Definition Classes
    AnyRef
  28. final def notifyAll(): Unit

    Definition Classes
    AnyRef
  29. final def synchronized[T0](arg0: ⇒ T0): T0

    Definition Classes
    AnyRef
  30. def toString(): String

    Definition Classes
    AnyRef → Any
  31. final def wait(): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  32. final def wait(arg0: Long, arg1: Int): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  33. final def wait(arg0: Long): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

Inherited from VhdlVerilogBase

Inherited from AnyRef

Inherited from Any

Ungrouped