spinal.core.internals

PhaseVerilog

Related Doc: package internals

class PhaseVerilog extends PhaseMisc with VerilogBase

Linear Supertypes
Ordering
  1. Alphabetic
  2. By inheritance
Inherited
  1. PhaseVerilog
  2. VerilogBase
  3. VhdlVerilogBase
  4. PhaseMisc
  5. Phase
  6. AnyRef
  7. Any
  1. Hide All
  2. Show all
Learn more about member selection
Visibility
  1. Public
  2. All

Instance Constructors

  1. new PhaseVerilog(pc: PhaseContext, report: SpinalReport[_])

Value Members

  1. final def !=(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any
  2. final def ##(): Int

    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any
  4. val allocateAlgoIncrementaleBase: Int

  5. final def asInstanceOf[T0]: T0

    Definition Classes
    Any
  6. def clone(): AnyRef

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  7. def compile(component: Component): Unit

  8. def emitClockEdge(clock: String, edgeKind: EdgeKind): String

    Definition Classes
    VerilogBase
  9. def emitCommentAttributes(attributes: Iterable[Attribute]): String

    Definition Classes
    VerilogBase
  10. def emitDirection(baseType: BaseType): String

    Definition Classes
    VerilogBase
  11. def emitEnumLiteral[T <: SpinalEnum](enum: SpinalEnumElement[T], encoding: SpinalEnumEncoding, prefix: String = "`"): String

    Definition Classes
    VerilogBase
  12. def emitEnumPackage(out: FileWriter): Unit

  13. def emitEnumType(enum: SpinalEnum, encoding: SpinalEnumEncoding, prefix: String = "`"): String

    Definition Classes
    VerilogBase
  14. def emitEnumType[T <: SpinalEnum](enum: SpinalEnumCraft[T], prefix: String): String

    Definition Classes
    VerilogBase
  15. def emitExpressionWrap(e: Expression, name: String, nature: String): String

    Definition Classes
    VerilogBase
  16. def emitExpressionWrap(e: Expression, name: String): String

    Definition Classes
    VerilogBase
  17. def emitFunctions(component: Component, ret: StringBuilder): Unit

  18. def emitRange(node: WidthProvider): String

    Definition Classes
    VerilogBase
  19. def emitResetEdge(reset: String, polarity: Polarity): String

    Definition Classes
    VerilogBase
  20. def emitSyntaxAttributes(attributes: Iterable[Attribute]): String

    Definition Classes
    VerilogBase
  21. def emitType(e: Expression): String

    Definition Classes
    VerilogBase
  22. val emitedComponent: Map[ComponentEmiterTrace, Component]

  23. val emitedComponentRef: ConcurrentHashMap[Component, Component]

  24. final def eq(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef
  25. def equals(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any
  26. def finalize(): Unit

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] )
  27. final def getClass(): Class[_]

    Definition Classes
    AnyRef → Any
  28. def getReEncodingFuntion(spinalEnum: SpinalEnum, source: SpinalEnumEncoding, target: SpinalEnumEncoding): String

    Definition Classes
    VerilogBase
  29. def hasNetlistImpact: Boolean

    Definition Classes
    PhaseMiscPhase
  30. def hashCode(): Int

    Definition Classes
    AnyRef → Any
  31. def impl(pc: PhaseContext): Unit

    Definition Classes
    PhaseVerilogPhase
  32. final def isInstanceOf[T0]: Boolean

    Definition Classes
    Any
  33. final def ne(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef
  34. final def notify(): Unit

    Definition Classes
    AnyRef
  35. final def notifyAll(): Unit

    Definition Classes
    AnyRef
  36. var outFile: FileWriter

  37. def signalNeedProcess(baseType: BaseType): Boolean

    Definition Classes
    VerilogBase
  38. final def synchronized[T0](arg0: ⇒ T0): T0

    Definition Classes
    AnyRef
  39. def toString(): String

    Definition Classes
    AnyRef → Any
  40. final def wait(): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  41. final def wait(arg0: Long, arg1: Int): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  42. final def wait(arg0: Long): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

Inherited from VerilogBase

Inherited from VhdlVerilogBase

Inherited from PhaseMisc

Inherited from Phase

Inherited from AnyRef

Inherited from Any

Ungrouped