Bool
Related Doc:
package core
Class used to write conditional operation on Data value
Class used to write conditional operation on Data value
val res = myBool ? myBits1 | myBits2
Class used to write conditional operation on Enumeration value
Class used to write conditional operation on Enumeration value
val res = myBool ? myEnum1 | myEnum2implicit conversion is used to send SpinalEnumElement
Concatenation between two data
Concatenation between two data
Logical AND operator
Logical AND
Logical AND
a Bool assign with the AND result
val result = myBool1 && myBool2
Assign a data to this
Assign a data to this
Auto connection between two data
Auto connection between two data
BitVector is not equal to MaskedLiteral
Comparison between two data
Comparison between two data
Conditional operation for Enumeration value
Conditional operation for Data value
Use as \= to have the same behavioral as VHDL variable
Use as \= to have the same behavioral as VHDL variable
Logical XOR operator
Allow a Data of an io Bundle to be directionless
Allow a Data of an io Bundle to be directionless
See https://spinalhdl.github.io/SpinalDoc-RTD/master/SpinalHDL/Design%20errors/iobundle.html
Allow a Data to be overriden
Allow a Data to be overriden
See https://spinalhdl.github.io/SpinalDoc-RTD/master/SpinalHDL/Design%20errors/assignment_overlap.html
Allow a register to be partially assigned
Allow a register to be partially assigned
Allow a register to have only an init (no assignments)
Allow a register to have only an init (no assignments)
See https://spinalhdl.github.io/SpinalDoc-RTD/master/SpinalHDL/Design%20errors/unassigned_register.html#register-with-only-init
Cast data to Bits
Cast a Bool to an Bits of a given width
Cast a Bool to an Bits of a given width
the width of the Bits
a Bits data of a given length initialize to this
set a data as inout
Set a data as input
Set a data as output
Cast a Bool to an SInt
Cast a Bool to an SInt
a SInt data
mySInt := myBool.asSInt
Cast a Bool to an UInt of a given width
Cast a Bool to an UInt of a given width
the width of the UInt
an UInt data of a given length initialize to this
myUInt := myBool.asUInt(8 bits)
Cast a Bool to an UInt
Cast a Bool to an UInt
an UInt data
myUInt := myBool.asUInt
this is assigned to False
this is assigned to False when cond is True
Set a default value to a data
Set a default value to a data
Edge detection
Edge detection of this with an initial value
Edge detection of this with an initial value
the initial value
a Bool
val res = myBool.edge(False)
Edge detection without intial value
Detect all edges (falling, rising, toogling)
Detect all edges (falling, rising, toogling)
the initial value
a BoolEdges
val res = myBool.edges()
when(res.fall){...}
when(res.rise){...}
when(res.toggle){...}
Falling edge detection
Falling edge detection of this with an initial value
Falling edge detection of this with an initial value
the initial value
a Bool
val res = myBool.fall(False)
this is assigned to False when cond is True and the current value of this is True.
this is assigned to False when cond is True and the current value of this is True. see riseWhen()
flip the direction of the data
flip the direction of the data
Generate this if condition is true
Generate this if condition is true
Return the width of the data
Get current component with all parents
Get current component with all parents
Create a data set to 0
Does the base type have initial value
Does the base type have initial value
Set initial value to a data
Set initial value to a data
Is the baseType a node
Is the baseType a node
Is the basetype using reset signal
Is the basetype using reset signal
Is the basetype using soft reset signal
Is the basetype using soft reset signal
Check if the baseType is vital
Check if the baseType is vital
Put the combinatorial logic driving this signal in a separate process
Put the combinatorial logic driving this signal in a separate process
Disable combinatorial loop checking for this Data
Disable combinatorial loop checking for this Data
See https://spinalhdl.github.io/SpinalDoc-RTD/master/SpinalHDL/Design%20errors/combinatorial_loop.html
Pull a signal to the top level (use for debugging)
Pull a signal to the top level (use for debugging)
Useful for register that doesn't need a reset value in RTL, but need a random value for simulation (avoid x-propagation)
Useful for register that doesn't need a reset value in RTL, but need a random value for simulation (avoid x-propagation)
Remove all assignments of the base type
Resized data regarding target
Resized data regarding target
Rising edge detection
Rising edge detection of this with an initial value
Rising edge detection of this with an initial value
the initial value
a Bool
val res = myBool.rise(False)
this is assigned to True when cond is True and the current value of this is False.
this is assigned to True when cond is True and the current value of this is False. Useful for coding a simple boolean state machine. riseWhen() is typically paired with fallWhen() but also works together with setWhen() and clearWhen().
a Bool condition
this is rising when cond is True
val active = RegInit(False) riseWhen(request) fallWhen(acknowledge)
this is assigned to True
Set baseType to Combinatorial
remove the direction (in,out,inout) to a data
Set baseType to reg
Set baseType to Node
Set baseType to Node
Set the baseType to vital
Set the baseType to vital
this is assigned to True when cond is True
this is assigned to True when cond is True
a Bool condition
this is assigned to True when cond is True
myBool.setWhen(cond)
this is inverted when cond is True
this is inverted when cond is True
a Bool condition
this is inverted when cond is True
mybool.toggleWhen(request)
Logical NOT
Logical NOT
a Bool assign with the NOT result
val result = !myBool1
Inverse bitwise operator
Logical OR operator
Logical OR
Logical OR
a Bool assign with the OR result
val result = myBool1 || myBool2
(Since version ???) use setAsDirectionLess instead
(Since version ) see corresponding Javadoc for more information.
The Bool type corresponds to a boolean value (True or False)
Bool Documentation