spinal.lib.cpu.riscv.impl

CoreConfig

Related Doc: package impl

case class CoreConfig(pcWidth: Int = 32, addrWidth: Int = 32, startAddress: Int = 0, bypassExecute0: Boolean = true, bypassExecute1: Boolean = true, bypassWriteBack: Boolean = true, bypassWriteBackBuffer: Boolean = true, collapseBubble: Boolean = true, branchPrediction: BranchPrediction = static, regFileReadyKind: RegFileReadKind = sync, fastFetchCmdPcCalculation: Boolean = true, dataBusKind: DataBusKind = cmdStream_rspFlow, dynamicBranchPredictorCacheSizeLog2: Int = 4, branchPredictorHistoryWidth: Int = 2, invalidInstructionIrqId: Int = 0, unalignedMemoryAccessIrqId: Int = 1) extends Product with Serializable

Linear Supertypes
Serializable, Serializable, Product, Equals, AnyRef, Any
Ordering
  1. Alphabetic
  2. By inheritance
Inherited
  1. CoreConfig
  2. Serializable
  3. Serializable
  4. Product
  5. Equals
  6. AnyRef
  7. Any
  1. Hide All
  2. Show all
Learn more about member selection
Visibility
  1. Public
  2. All

Instance Constructors

  1. new CoreConfig(pcWidth: Int = 32, addrWidth: Int = 32, startAddress: Int = 0, bypassExecute0: Boolean = true, bypassExecute1: Boolean = true, bypassWriteBack: Boolean = true, bypassWriteBackBuffer: Boolean = true, collapseBubble: Boolean = true, branchPrediction: BranchPrediction = static, regFileReadyKind: RegFileReadKind = sync, fastFetchCmdPcCalculation: Boolean = true, dataBusKind: DataBusKind = cmdStream_rspFlow, dynamicBranchPredictorCacheSizeLog2: Int = 4, branchPredictorHistoryWidth: Int = 2, invalidInstructionIrqId: Int = 0, unalignedMemoryAccessIrqId: Int = 1)

Value Members

  1. final def !=(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any

  2. final def ##(): Int

    Definition Classes
    AnyRef → Any

  3. final def ==(arg0: Any): Boolean

    Definition Classes
    AnyRef → Any

  4. def add[T <: CoreExtension](that: T): T

  5. val addrWidth: Int

  6. final def asInstanceOf[T0]: T0

    Definition Classes
    Any

  7. val branchPrediction: BranchPrediction

  8. val branchPredictorHistoryWidth: Int

  9. val bypassExecute0: Boolean

  10. val bypassExecute1: Boolean

  11. val bypassWriteBack: Boolean

  12. val bypassWriteBackBuffer: Boolean

  13. def clone(): AnyRef

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  14. val collapseBubble: Boolean

  15. val dataBusKind: DataBusKind

  16. val dynamicBranchPredictorCacheSizeLog2: Int

  17. final def eq(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef

  18. val extensions: ArrayBuffer[CoreExtension]

  19. val fastFetchCmdPcCalculation: Boolean

  20. def finalize(): Unit

    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] )

  21. final def getClass(): Class[_]

    Definition Classes
    AnyRef → Any

  22. val invalidInstructionIrqId: Int

  23. final def isInstanceOf[T0]: Boolean

    Definition Classes
    Any

  24. final def ne(arg0: AnyRef): Boolean

    Definition Classes
    AnyRef

  25. def needExecute0PcPlus4: Boolean

  26. final def notify(): Unit

    Definition Classes
    AnyRef

  27. final def notifyAll(): Unit

    Definition Classes
    AnyRef

  28. val pcWidth: Int

  29. val regFileReadyKind: RegFileReadKind

  30. val startAddress: Int

  31. final def synchronized[T0](arg0: ⇒ T0): T0

    Definition Classes
    AnyRef

  32. val unalignedMemoryAccessIrqId: Int

  33. final def wait(): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  34. final def wait(arg0: Long, arg1: Int): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

  35. final def wait(arg0: Long): Unit

    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

Inherited from Serializable

Inherited from Serializable

Inherited from Product

Inherited from Equals

Inherited from AnyRef

Inherited from Any

Ungrouped