chisel3
Compile Chirrtl to Verilog by invoking Firrtl inside the same JVM
basename of the file
directory where file lives
true if compiler completed successfully