VerilogToVcs

Value Members

1. final def !=(arg0: Any): Boolean

   

   Definition Classes

   AnyRef → Any

2. final def ##(): Int

   

   Definition Classes

   AnyRef → Any

3. final def ==(arg0: Any): Boolean

   

   Definition Classes

   AnyRef → Any

4. def apply(topModule: String, dir: File, vcsHarness: File, moreVcsFlags: Seq[String] = Seq.empty[String], moreVcsCFlags: Seq[String] = Seq.empty[String], editCommands: String = ""): ProcessBuilder

   

5. final def asInstanceOf[T0]: T0

   

   Definition Classes

   Any

6. def blackBoxVerilogList(dir: File): Seq[String]

   

   If we have a list of black box verilog implementations, return a sequence suitable for sourcing the file containing the list.

   If we have a list of black box verilog implementations, return a sequence suitable for sourcing the file containing the list.

   dir

   - directory in which the file should exist

   returns

   sequence of strings (suitable for passing as arguments to the simulator builder) specifying a flag and the absolute path to the file.

   Definition Classes

   EditableBuildCSimulatorCommand

7. def clone(): AnyRef

   

   Attributes

   protected[java.lang]

   Definition Classes

   AnyRef

   Annotations

   @throws( ... )

8. def composeCommand(topModule: String, dir: File, flags: Seq[String], cFlags: Seq[String]): String

   

   Given two sets of flags (non-CFlags and CFlags), return the composed command (prior to editting).

   Given two sets of flags (non-CFlags and CFlags), return the composed command (prior to editting).

   topModule

   - the name of the module to be simulated

   dir

   - the directory in which to build the simulation

   flags

   - general flags for the build process

   cFlags

   - C flags for the build process

   returns

   a string (suitable for "bash -c") to build the simulator.

   Definition Classes

   VerilogToVcs → EditableBuildCSimulatorCommand

9. def composeFlags(topModule: String, dir: File, moreVcsFlags: Seq[String] = Seq.empty[String], moreVcsCFlags: Seq[String] = Seq.empty[String]): (Seq[String], Seq[String])

   

   Compose user-supplied flags with the default flags.

   Compose user-supplied flags with the default flags.

   topModule

   - the name of the module to be simulated

   dir

   - the directory in which to build the simulation

   returns

   tuple containing a sequence of the composed general flags and a sequence of the composed C flags

   Definition Classes

   VerilogToVcs → EditableBuildCSimulatorCommand

10. def constructCSimulatorCommand(topModule: String, dir: File, harness: File, iFlags: Seq[String] = Seq.empty[String], iCFlags: Seq[String] = Seq.empty[String]): String

    

    Construct a command to build a C-based simulator.

    Construct a command to build a C-based simulator.

    topModule

    - the name of the module to be simulated

    dir

    - the directory in which to build the simulation

    returns

    string representing the bash command to be executed

    Definition Classes

    VerilogToVcs → EditableBuildCSimulatorCommand

    Note

    This method will call composeFlags() internally, so the flag parameters should NOT include the default flags for the builder.

11. def editCSimulatorCommand(buildCommand: String, editCommands: String): String

    

    Edit a C simulator build string.

    Edit a C simulator build string.

    buildCommand

    - generated command line to be passed to the build process ("bash -c <cmd>")

    editCommands

    - commands to edit the generated command line

    returns

    edited command string

    Definition Classes

    EditableBuildCSimulatorCommand

12. final def eq(arg0: AnyRef): Boolean

    

    Definition Classes

    AnyRef

13. def equals(arg0: Any): Boolean

    

    Definition Classes

    AnyRef → Any

14. def finalize(): Unit

    

    Attributes

    protected[java.lang]

    Definition Classes

    AnyRef

    Annotations

    @throws( classOf[java.lang.Throwable] )

15. final def getClass(): Class[_]

    

    Definition Classes

    AnyRef → Any

16. def hashCode(): Int

    

    Definition Classes

    AnyRef → Any

17. final def isInstanceOf[T0]: Boolean

    

    Definition Classes

    Any

18. final def ne(arg0: AnyRef): Boolean

    

    Definition Classes

    AnyRef

19. final def notify(): Unit

    

    Definition Classes

    AnyRef

20. final def notifyAll(): Unit

    

    Definition Classes

    AnyRef

21. val prefix: String

    

    Definition Classes

    VerilogToVcs → EditableBuildCSimulatorCommand

22. final def synchronized[T0](arg0: ⇒ T0): T0

    

    Definition Classes

    AnyRef

23. def toString(): String

    

    Definition Classes

    AnyRef → Any

24. final def wait(): Unit

    

    Definition Classes

    AnyRef

    Annotations

    @throws( ... )

25. final def wait(arg0: Long, arg1: Int): Unit

    

    Definition Classes

    AnyRef

    Annotations

    @throws( ... )

26. final def wait(arg0: Long): Unit

    

    Definition Classes

    AnyRef

    Annotations

    @throws( ... )