firrtl_interpreter.Memory
implements a write port with memory defined latency
name of this writer
the number of cycles between port and memory
implements a write port with memory defined latency
name of this writer
the number of cycles between port and memory