object
FromProto
Value Members
-
final
def
!=(arg0: Any): Boolean
-
final
def
##(): Int
-
final
def
==(arg0: Any): Boolean
-
final
def
asInstanceOf[T0]: T0
-
def
clone(): AnyRef
-
def
convert(proto: Firrtl): Circuit
-
def
convert(module: Module): DefModule
-
def
convert(module: ExternalModule): ExtModule
-
def
convert(module: UserModule): Module
-
def
convert(param: Parameter): Param
-
def
convert(port: Port): Port
-
def
convert(dir: Direction): Direction
-
def
convert(tpe: Type): Type
-
def
convert(vtpe: VectorType): VectorType
-
def
convert(field: Field): Field
-
def
convert(analog: AnalogType): AnalogType
-
def
convert(fixed: FixedType): FixedType
-
def
convert(st: SIntType): SIntType
-
def
convert(ut: UIntType): UIntType
-
def
convert(width: Width): IntWidth
-
def
convert(stmt: Statement): Statement
-
def
convert(attach: Attach, info: SourceInfo): Attach
-
def
convert(mem: Memory, info: SourceInfo): DefMemory
-
def
convert(ver: Verification, info: SourceInfo): Verification
-
-
def
convert(stop: Stop, info: SourceInfo): Stop
-
def
convert(printf: Printf, info: SourceInfo): Print
-
def
convert(port: MemoryPort, info: SourceInfo): CDefMPort
-
def
convert(mportdir: Direction): MPortDir
-
def
convert(cmem: CMemory, info: SourceInfo): Statement
-
def
convert(dt: TypeAndDepth): (Type, BigInt)
-
-
def
convert(when: When, info: SourceInfo): Conditionally
-
def
convert(inst: Instance, info: SourceInfo): DefInstance
-
def
convert(node: Node, info: SourceInfo): DefNode
-
def
convert(reg: Register, info: SourceInfo): DefRegister
-
def
convert(wire: Wire, info: SourceInfo): DefWire
-
def
convert(con: PartialConnect, info: SourceInfo): PartialConnect
-
def
convert(con: Connect, info: SourceInfo): Connect
-
def
convert(expr: Expression): Expression
-
def
convert(validif: ValidIf): ValidIf
-
def
convert(mux: Mux): Mux
-
def
convert(primop: PrimOp): DoPrim
-
def
convert(access: SubAccess): SubAccess
-
def
convert(index: SubIndex): SubIndex
-
def
convert(subfield: SubField): SubField
-
def
convert(fixed: FixedLiteral): FixedLiteral
-
def
convert(sint: SIntLiteral): SIntLiteral
-
def
convert(uint: UIntLiteral): UIntLiteral
-
def
convert(bigint: BigInt): BigInt
-
def
convert(literal: IntegerLiteral): BigInt
-
def
convert(info: SourceInfo): Info
-
val
convert: Map[Op, PrimOp]
-
-
-
def
finalize(): Unit
-
def
fromFile(filename: String): Circuit
-
-
final
def
getClass(): Class[_]
-
def
hashCode(): Int
-
final
def
isInstanceOf[T0]: Boolean
-
-
final
def
notify(): Unit
-
final
def
notifyAll(): Unit
-
final
def
synchronized[T0](arg0: ⇒ T0): T0
-
def
toString(): String
-
final
def
wait(): Unit
-
final
def
wait(arg0: Long, arg1: Int): Unit
-
final
def
wait(arg0: Long): Unit