object Parser extends LazyLogging
- Alphabetic
- By Inheritance
- Parser
- LazyLogging
- AnyRef
- Any
- Hide All
- Show All
- Public
- All
Type Members
- case class AppendInfo(filename: String) extends InfoMode with Product with Serializable
- case class GenInfo(filename: String) extends InfoMode with Product with Serializable
- sealed abstract class InfoMode extends AnyRef
Value Members
-
final
def
!=(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
-
final
def
##(): Int
- Definition Classes
- AnyRef → Any
-
final
def
==(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
-
final
def
asInstanceOf[T0]: T0
- Definition Classes
- Any
-
def
clone(): AnyRef
- Attributes
- protected[lang]
- Definition Classes
- AnyRef
- Annotations
- @throws( ... ) @native() @HotSpotIntrinsicCandidate()
-
final
def
eq(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
-
def
equals(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
-
final
def
getClass(): Class[_]
- Definition Classes
- AnyRef → Any
- Annotations
- @native() @HotSpotIntrinsicCandidate()
-
def
getLogger: Logger
- Definition Classes
- LazyLogging
-
def
hashCode(): Int
- Definition Classes
- AnyRef → Any
- Annotations
- @native() @HotSpotIntrinsicCandidate()
-
final
def
isInstanceOf[T0]: Boolean
- Definition Classes
- Any
-
val
logger: Logger
- Attributes
- protected
- Definition Classes
- LazyLogging
-
final
def
ne(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
-
final
def
notify(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @HotSpotIntrinsicCandidate()
-
final
def
notifyAll(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @HotSpotIntrinsicCandidate()
- def parse(text: String, infoMode: InfoMode): Circuit
- def parse(lines: Seq[String], infoMode: InfoMode): Circuit
-
def
parse(text: String): Circuit
Parse the concrete syntax of a FIRRTL firrtl.ir.Circuit, e.g.
Parse the concrete syntax of a FIRRTL firrtl.ir.Circuit, e.g.
"""circuit Top: | module Top: | input x: UInt | node y = x |""".stripMargin
becomes:
Circuit( NoInfo, Seq(Module( NoInfo, "Top", Seq(Port(NoInfo, "x", Input, UIntType(UnknownWidth))), Block(DefNode(NoInfo, "y", Ref("x", UnknownType))) )), "Top" )
- text
concrete Circuit syntax
- def parse(lines: Seq[String]): Circuit
-
def
parse(lines: Iterator[String], infoMode: InfoMode = UseInfo): Circuit
Takes Iterator over lines of FIRRTL, returns FirrtlNode (root node is Circuit)
-
def
parseCharStream(charStream: CharStream, infoMode: InfoMode): Circuit
Parses a org.antlr.v4.runtime.CharStream and returns a parsed Circuit
-
def
parseDefModule(module: String): DefModule
Parse the concrete syntax of a FIRRTL firrtl.ir.DefModule, e.g.
Parse the concrete syntax of a FIRRTL firrtl.ir.DefModule, e.g.
"""module Top: | input x: UInt | node y = x |""".stripMargin
becomes:
Module( NoInfo, "Top", Seq(Port(NoInfo, "x", Input, UIntType(UnknownWidth))), Block(DefNode(NoInfo, "y", Ref("x", UnknownType))) )
- module
concrete DefModule syntax
-
def
parseExpression(expr: String): Expression
Parse the concrete syntax of a FIRRTL firrtl.ir.Expression, e.g.
Parse the concrete syntax of a FIRRTL firrtl.ir.Expression, e.g. "add(x, y)" becomes:
DoPrim(Add, Seq(Ref("x", UnknownType), Ref("y", UnknownType), Nil, UnknownType)
- expr
concrete Expression syntax
-
def
parseFile(filename: String, infoMode: InfoMode): Circuit
Parses a file in a given filename and returns a parsed Circuit
-
def
parseInfo(info: String): Info
Parse the concrete syntax of a FIRRTL firrtl.ir.Info, e.g.
Parse the concrete syntax of a FIRRTL firrtl.ir.Info, e.g. "@[FPU.scala 509:25]" becomes:
FileInfo("FPU.scala 509:25")
- info
concrete Info syntax
-
def
parsePort(port: String): Port
Parse the concrete syntax of a FIRRTL firrtl.ir.Port, e.g.
Parse the concrete syntax of a FIRRTL firrtl.ir.Port, e.g. "input x: UInt" becomes:
Port(NoInfo, "x", Input, UIntType(UnknownWidth))
- port
concrete Port syntax
-
def
parseStatement(statement: String): Statement
Parse the concrete syntax of a FIRRTL firrtl.ir.Statement, e.g.
Parse the concrete syntax of a FIRRTL firrtl.ir.Statement, e.g. "wire x: UInt" becomes:
DefWire(NoInfo, "x", UIntType(UnknownWidth))
- statement
concrete Statement syntax
-
def
parseString(text: String, infoMode: InfoMode): Circuit
Parses a String and returns a parsed Circuit
-
def
parseType(tpe: String): Type
Parse the concrete syntax of a FIRRTL firrtl.ir.Type, e.g.
Parse the concrete syntax of a FIRRTL firrtl.ir.Type, e.g. "UInt<3>" becomes:
UIntType(IntWidth(BigInt(3)))
- tpe
concrete Type syntax
-
final
def
synchronized[T0](arg0: ⇒ T0): T0
- Definition Classes
- AnyRef
-
def
toString(): String
- Definition Classes
- AnyRef → Any
-
final
def
wait(arg0: Long, arg1: Int): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... )
-
final
def
wait(arg0: Long): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... ) @native()
-
final
def
wait(): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... )
- object IgnoreInfo extends InfoMode with Product with Serializable
- object UseInfo extends InfoMode with Product with Serializable
This is the documentation for Firrtl.