class DivSqrtRecF64ToRaw_mulAddZ31 extends Module
Linear Supertypes
Ordering
- Alphabetic
- By Inheritance
Inherited
- DivSqrtRecF64ToRaw_mulAddZ31
- CompatibilityModule
- LegacyModule
- MultiIOModule
- RawModule
- BaseModule
- HasId
- InstanceId
- AnyRef
- Any
- Hide All
- Show All
Visibility
- Public
- All
Instance Constructors
- new DivSqrtRecF64ToRaw_mulAddZ31(options: Int)
Value Members
-
final
def
!=(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
-
final
def
##(): Int
- Definition Classes
- AnyRef → Any
-
final
def
==(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- val ER1_A1_sqrt: UInt
- val ER1_B_sqrt: UInt
- val ESqrR1_B8_sqrt: UInt
- val ESqrR1_B_sqrt: UInt
- val E_C1_div: Bool
- val E_E_div: Bool
-
def
IO[T <: Data](iodef: T): T
- Attributes
- protected
- Definition Classes
- BaseModule
-
def
_bindIoInPlace(iodef: Data): Unit
- Attributes
- protected
- Definition Classes
- BaseModule
-
var
_closed: Boolean
- Attributes
- protected
- Definition Classes
- BaseModule
-
def
_compatAutoWrapPorts(): Unit
- Definition Classes
- CompatibilityModule → BaseModule
-
def
_compatIoPortBound(): Boolean
- Attributes
- protected
- Definition Classes
- LegacyModule
-
final
def
asInstanceOf[T0]: T0
- Definition Classes
- Any
- val bit0FractA_PB: UInt
- val bit0FractA_PC: UInt
-
def
circuitName: String
- Attributes
- protected
- Definition Classes
- HasId
-
val
clock: Clock
- Definition Classes
- MultiIOModule
-
def
clone(): AnyRef
- Attributes
- protected[java.lang]
- Definition Classes
- AnyRef
- Annotations
- @native() @throws( ... )
-
val
compileOptions: CompileOptions
- Definition Classes
- RawModule
- val cyc_A1: Bool
- val cyc_A1_div: Bool
- val cyc_A1_sqrt: Bool
- val cyc_A2: Bool
- val cyc_A2_div: Bool
- val cyc_A2_sqrt: Bool
- val cyc_A3: Bool
- val cyc_A3_div: Bool
- val cyc_A3_sqrt: Bool
- val cyc_A4: Bool
- val cyc_A4_div: Bool
- val cyc_A4_sqrt: Bool
- val cyc_A5_sqrt: Bool
- val cyc_A6_sqrt: Bool
- val cyc_A7_sqrt: Bool
- val cyc_B1: Bool
- val cyc_B10_sqrt: Bool
- val cyc_B1_div: Bool
- val cyc_B1_sqrt: Bool
- val cyc_B2: Bool
- val cyc_B2_div: Bool
- val cyc_B2_sqrt: Bool
- val cyc_B3: Bool
- val cyc_B3_div: Bool
- val cyc_B3_sqrt: Bool
- val cyc_B4: Bool
- val cyc_B4_div: Bool
- val cyc_B4_sqrt: Bool
- val cyc_B5: Bool
- val cyc_B5_div: Bool
- val cyc_B5_sqrt: Bool
- val cyc_B6: Bool
- val cyc_B6_div: Bool
- val cyc_B6_sqrt: Bool
- val cyc_B7_sqrt: Bool
- val cyc_B8_sqrt: Bool
- val cyc_B9_sqrt: Bool
- val cyc_C1: Bool
- val cyc_C1_div: Bool
- val cyc_C1_sqrt: Bool
- val cyc_C2: Bool
- val cyc_C2_div: Bool
- val cyc_C2_sqrt: Bool
- val cyc_C3: Bool
- val cyc_C3_div: Bool
- val cyc_C3_sqrt: Bool
- val cyc_C4: Bool
- val cyc_C4_div: Bool
- val cyc_C4_sqrt: Bool
- val cyc_C5: Bool
- val cyc_C5_div: Bool
- val cyc_C5_sqrt: Bool
- val cyc_C6_sqrt: Bool
- val cyc_E1: Bool
- val cyc_E1_div: Bool
- val cyc_E1_sqrt: Bool
- val cyc_E2: Bool
- val cyc_E2_div: Bool
- val cyc_E2_sqrt: Bool
- val cyc_E3: Bool
- val cyc_E3_div: Bool
- val cyc_E3_sqrt: Bool
- val cyc_E4: Bool
- val cyc_E4_div: Bool
- val cyc_E4_sqrt: Bool
- val cyc_S: Bool
- val cyc_S_div: Bool
- val cyc_S_sqrt: Bool
- val cycleNum_A: UInt
- val cycleNum_B: UInt
- val cycleNum_C: UInt
- val cycleNum_E: UInt
-
def
desiredName: String
- Definition Classes
- BaseModule
- val entering_PA: Bool
- val entering_PA_normalCase: Bool
- val entering_PA_normalCase_div: Bool
- val entering_PA_normalCase_sqrt: Bool
- val entering_PB: Bool
- val entering_PB_S: Bool
- val entering_PB_normalCase: Bool
- val entering_PC: Bool
- val entering_PC_S: Bool
- val entering_PC_normalCase: Bool
-
final
def
eq(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
-
def
equals(that: Any): Boolean
- Definition Classes
- HasId → AnyRef → Any
-
def
finalize(): Unit
- Attributes
- protected[java.lang]
- Definition Classes
- AnyRef
- Annotations
- @throws( classOf[java.lang.Throwable] )
- val fractA_PA: UInt
- val fractB_PA: UInt
- val fractB_PB: UInt
- val fractB_PC: UInt
- val fractR0_A: UInt
-
final
def
getClass(): Class[_]
- Definition Classes
- AnyRef → Any
- Annotations
- @native()
-
def
getCommands: Seq[Command]
- Attributes
- protected
- Definition Classes
- RawModule
-
def
getIds: Seq[HasId]
- Attributes
- protected
- Definition Classes
- BaseModule
-
def
getModulePorts: Seq[Data]
- Attributes
- protected[chisel3]
- Definition Classes
- BaseModule
-
lazy val
getPorts: Seq[Port]
- Definition Classes
- RawModule
-
def
hashCode(): Int
- Definition Classes
- HasId → AnyRef → Any
- val hiSqrR0_A_sqrt: UInt
-
def
instanceName: String
- Definition Classes
- BaseModule → HasId → InstanceId
-
val
io: Bundle { ... /* 20 definitions in type refinement */ }
- Definition Classes
- DivSqrtRecF64ToRaw_mulAddZ31 → LegacyModule
- val isInf_PA: Bool
- val isInf_PB: Bool
- val isInf_PC: Bool
- val isInf_S: Bool
-
final
def
isInstanceOf[T0]: Boolean
- Definition Classes
- Any
- val isNaN_PA: Bool
- val isNaN_PB: Bool
- val isNaN_PC: Bool
- val isNaN_S: Bool
- val isNegRemT_E: Bool
- val isZeroRemT_E: Bool
- val isZero_PA: Bool
- val isZero_PB: Bool
- val isZero_PC: Bool
- val isZero_S: Bool
- val leaving_PA: Bool
- val leaving_PB: Bool
- val leaving_PC: Bool
- val loMulAdd9Out_A: UInt
- val majorExc_PA: Bool
- val majorExc_PB: Bool
- val majorExc_PC: Bool
- val majorExc_S: Bool
- val mulAdd9A_A: UInt
- val mulAdd9B_A: UInt
- val mulAdd9C_A: UInt
- val mulAdd9Out_A: UInt
-
final
lazy val
name: String
- Definition Classes
- BaseModule
-
def
nameIds(rootClass: Class[_]): HashMap[HasId, String]
- Attributes
- protected
- Definition Classes
- BaseModule
-
final
def
ne(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
- val nextMulAdd9A_A: UInt
- val nextMulAdd9B_A: UInt
- val normalCase_PA: Bool
- val normalCase_PB: Bool
- val normalCase_PC: Bool
- val normalCase_S: Bool
- val normalCase_S_div: Bool
- val normalCase_S_sqrt: Bool
- val notSigNaNIn_invalidExc_S_div: Bool
- val notSigNaNIn_invalidExc_S_sqrt: Bool
-
final
def
notify(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native()
-
final
def
notifyAll(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native()
-
var
override_clock: Option[Clock]
- Attributes
- protected
- Definition Classes
- LegacyModule
-
var
override_reset: Option[Bool]
- Attributes
- protected
- Definition Classes
- LegacyModule
-
def
parentModName: String
- Definition Classes
- HasId → InstanceId
-
def
parentPathName: String
- Definition Classes
- HasId → InstanceId
- val partNegSigma0_A: UInt
-
def
pathName: String
- Definition Classes
- HasId → InstanceId
-
def
portsContains(elem: Data): Boolean
- Attributes
- protected
- Definition Classes
- BaseModule
-
def
portsSize: Int
- Attributes
- protected
- Definition Classes
- BaseModule
- val r1_A1: UInt
- val rawA_S: RawFloat
- val rawB_S: RawFloat
- val ready_PA: Bool
- val ready_PB: Bool
- val ready_PC: Bool
- val remT_E2: UInt
-
val
reset: Reset
- Definition Classes
- MultiIOModule
- val roundingMode_PA: UInt
- val roundingMode_PB: UInt
- val roundingMode_PC: UInt
- val sExpP1_PC: SInt
- val sExpQuot_S_div: SInt
- val sExp_PA: SInt
- val sExp_PB: SInt
- val sExp_PC: SInt
- val sSatExpQuot_S_div: SInt
- val sigA_PA: UInt
- val sigB_PA: UInt
- val sigB_PC: UInt
- val sigTP1_E: UInt
- val sigT_C1: UInt
- val sigT_E: UInt
- val sigX1_B: UInt
- val sigXNU_B3_CX: UInt
- val sigXN_C: UInt
- val sign_PA: Bool
- val sign_PB: Bool
- val sign_PC: Bool
- val sign_S: Bool
- val specialCaseA_S: Bool
- val specialCaseB_S: Bool
- val sqrR0_A5_sqrt: UInt
- val sqrSigma1_B1: UInt
- val sqrSigma1_C: UInt
- val sqrtOp_PA: Bool
- val sqrtOp_PB: Bool
- val sqrtOp_PC: Bool
-
def
suggestName(name: ⇒ String): DivSqrtRecF64ToRaw_mulAddZ31.this.type
- Definition Classes
- HasId
-
final
def
synchronized[T0](arg0: ⇒ T0): T0
- Definition Classes
- AnyRef
-
final
def
toAbsoluteTarget: IsModule
- Definition Classes
- BaseModule → InstanceId
-
def
toString(): String
- Definition Classes
- AnyRef → Any
-
final
def
toTarget: ModuleTarget
- Definition Classes
- BaseModule → InstanceId
- val trueEqX_E1: Bool
- val trueLtX_E1: Bool
- val u_C_sqrt: UInt
- val valid_PA: Bool
- val valid_PB: Bool
- val valid_PC: Bool
- val valid_leaving_PA: Bool
- val valid_leaving_PB: Bool
- val valid_leaving_PC: Bool
- val valid_normalCase_leaving_PA: Bool
- val valid_normalCase_leaving_PB: Bool
-
final
def
wait(): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... )
-
final
def
wait(arg0: Long, arg1: Int): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... )
-
final
def
wait(arg0: Long): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @throws( ... )
- val zComplFractK0_A4_div: UInt
- val zComplFractK0_A6_sqrt: UInt
- val zComplK1_A7_sqrt: UInt
- val zComplSigT_C1: UInt
- val zComplSigT_C1_sqrt: UInt
- val zFractB_A4_div: UInt
- val zFractB_A7_sqrt: UInt
- val zFractR0_A4_div: UInt
- val zFractR0_A6_sqrt: UInt
- val zK1_A4_div: UInt
- val zK2_A7_sqrt: UInt
- val zLinPiece_0_A4_div: Bool
- val zLinPiece_1_A4_div: Bool
- val zLinPiece_2_A4_div: Bool
- val zLinPiece_3_A4_div: Bool
- val zLinPiece_4_A4_div: Bool
- val zLinPiece_5_A4_div: Bool
- val zLinPiece_6_A4_div: Bool
- val zLinPiece_7_A4_div: Bool
- val zQuadPiece_0_A6_sqrt: Bool
- val zQuadPiece_0_A7_sqrt: Bool
- val zQuadPiece_1_A6_sqrt: Bool
- val zQuadPiece_1_A7_sqrt: Bool
- val zQuadPiece_2_A6_sqrt: Bool
- val zQuadPiece_2_A7_sqrt: Bool
- val zQuadPiece_3_A6_sqrt: Bool
- val zQuadPiece_3_A7_sqrt: Bool
- val zSigma0_A2: UInt
- val zSigma1_B4: UInt
Deprecated Value Members
-
final
def
toNamed: ModuleName
- Definition Classes
- BaseModule → InstanceId
- Annotations
- @deprecated
- Deprecated
(Since version 3.2) toNamed API is deprecated -- use toTarget instead