can be ASYNC (default), SYNC or BOOT which is supported by some FPGAs (where FF values are loaded by the bitstream)
(Since version ) see corresponding Javadoc for more information.
The caracteristic (rising, async, high, e.g.) of the control signals of a ClockDomain
can be RISING (default) or FALLING
can be ASYNC (default), SYNC or BOOT which is supported by some FPGAs (where FF values are loaded by the bitstream)
can be HIGH (default), or LOW
can be HIGH (default), or LOW
can be HIGH (default), or LOW
Clock domain documentation