Packages

p

chisel3

package chisel3

Linear Supertypes
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. chisel3
  2. AnyRef
  3. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Type Members

  1. type ChiselException = chisel3.internal.ChiselException
  2. type InstanceId = chisel3.internal.InstanceId
  3. trait BackendCompilationUtilities extends LazyLogging
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use object firrtl.util.BackendCompilationUtilities instead

  4. type MultiIOModule = Module
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) MultiIOModule is now just Module

Value Members

  1. val WireInit: WireDefault.type
  2. def getDataElements(a: Aggregate): Seq[Element]
  3. implicit def string2Printable(str: String): Printable
  4. object emitVerilog
  5. object getVerilogString

Deprecated Value Members

  1. def getModulePorts(m: Module): Seq[Port]
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) duplicated with DataMirror.fullModulePorts, this returns an internal API, will be removed in Chisel 3.6

Inherited from AnyRef

Inherited from Any

Ungrouped