p
chisel3
package chisel3
Linear Supertypes
Ordering
- Alphabetic
- By Inheritance
Inherited
- chisel3
- AnyRef
- Any
- Hide All
- Show All
Visibility
- Public
- All
Type Members
- type ChiselException = chisel3.internal.ChiselException
- type InstanceId = chisel3.internal.InstanceId
-
trait
BackendCompilationUtilities extends LazyLogging
- Annotations
- @deprecated
- Deprecated
(Since version Chisel 3.5) Use object firrtl.util.BackendCompilationUtilities instead
-
type
MultiIOModule = Module
- Annotations
- @deprecated
- Deprecated
(Since version Chisel 3.5) MultiIOModule is now just Module
Value Members
- val WireInit: WireDefault.type
- def getDataElements(a: Aggregate): Seq[Element]
- implicit def string2Printable(str: String): Printable
- object emitVerilog
- object getVerilogString
This is the documentation for Chisel.
Package structure
The chisel3 package presents the public API of Chisel. It contains the concrete core types
UInt
,SInt
,Bool
,FixedPoint
,Clock
, andReg
, the abstract typesBits
,Aggregate
, andData
, and the aggregate typesBundle
andVec
.The Chisel package is a compatibility layer that attempts to provide chisel2 compatibility in chisel3.
Utility objects and methods are found in the
util
package.The
testers
package defines the basic interface for chisel testers.