Packages

p

Chisel

package Chisel

Source
compatibility.scala
Linear Supertypes
AnyRef, Any
Content Hierarchy
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. Chisel
  2. AnyRef
  3. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. Protected

Type Members

  1. implicit class AddDirMethodToData[T <: Data] extends AnyRef
  2. implicit class AddDirectionToData[T <: Data] extends AnyRef
  3. type Aggregate = chisel3.Aggregate
  4. type Arbiter[T <: Data] = chisel3.util.Arbiter[T]
  5. type ArbiterIO[T <: Data] = chisel3.util.ArbiterIO[T]
  6. type BackendCompilationUtilities = firrtl.util.BackendCompilationUtilities
  7. type BitPat = chisel3.util.BitPat
  8. type Bits = chisel3.Bits
  9. implicit class BitsCompatibility extends AnyRef
  10. implicit class BitsObjectCompatibility extends AnyRef
  11. type BlackBox = LegacyBlackBox
  12. type Bool = chisel3.Bool
  13. trait BoolFactory extends chisel3.BoolFactory

    This contains literal constructor factory methods that are deprecated as of Chisel3.

  14. type Bundle = chisel3.Bundle
  15. type ChiselException = chisel3.internal.ChiselException
  16. type Clock = chisel3.Clock
  17. type Counter = chisel3.util.Counter
  18. type Data = chisel3.Data
  19. implicit class DataCompatibility extends AnyRef
  20. type DecoupledIO[+T <: Data] = chisel3.util.DecoupledIO[T]
  21. abstract class Direction extends AnyRef
  22. type Element = chisel3.Element
  23. type LockingArbiter[T <: Data] = chisel3.util.LockingArbiter[T]
  24. type LockingArbiterLike[T <: Data] = chisel3.util.LockingArbiterLike[T]
  25. type LockingRRArbiter[T <: Data] = chisel3.util.LockingRRArbiter[T]
  26. type Mem[T <: Data] = chisel3.Mem[T]
  27. type MemBase[T <: Data] = chisel3.MemBase[T]
  28. implicit class MemCompatibility extends AnyRef
  29. type Module = LegacyModule
  30. type Num[T <: Data] = chisel3.Num[T]
  31. type Pipe[T <: Data] = chisel3.util.Pipe[T]
  32. type Queue[T <: Data] = QueueCompatibility[T]
  33. sealed class QueueCompatibility[T <: Data] extends chisel3.util.Queue[T]
  34. type QueueIO[T <: Data] = chisel3.util.QueueIO[T]
  35. type RRArbiter[T <: Data] = chisel3.util.RRArbiter[T]
  36. type Record = chisel3.Record
  37. type Reset = chisel3.Reset
  38. type SInt = chisel3.SInt
  39. trait SIntFactory extends chisel3.SIntFactory

    This contains literal constructor factory methods that are deprecated as of Chisel3.

  40. type SeqMem[T <: Data] = SyncReadMem[T]
  41. implicit class SeqMemCompatibility extends AnyRef
  42. type SwitchContext[T <: Bits] = chisel3.util.SwitchContext[T]
  43. type UInt = chisel3.UInt
  44. trait UIntFactory extends chisel3.UIntFactory

    This contains literal constructor factory methods that are deprecated as of Chisel3.

  45. type ValidIO[+T <: Data] = Valid[T]
  46. type Vec[T <: Data] = chisel3.Vec[T]
  47. type VecLike[T <: Data] = chisel3.VecLike[T]
  48. implicit class VecLikeCompatibility[T <: Data] extends AnyRef
  49. type WhenContext = chisel3.WhenContext
  50. implicit class cloneTypeable[T <: Data] extends AnyRef
  51. implicit class fromBigIntToLiteral extends chisel3.fromBigIntToLiteral
  52. implicit class fromBitsable[T <: Data] extends AnyRef
  53. implicit class fromBooleanToLiteral extends chisel3.fromBooleanToLiteral
  54. implicit class fromIntToWidth extends chisel3.fromIntToWidth
  55. implicit class fromStringToLiteral extends chisel3.fromStringToLiteral
  56. implicit class fromtIntToLiteral extends fromIntToLiteral
  57. implicit class fromtLongToLiteral extends fromLongToLiteral

Deprecated Type Members

  1. type CompatibilityModule = LegacyModule
    Annotations
    @deprecated
    Deprecated

    (Since version Chisel 3.5) Use Chisel.Module

Value Members

  1. val BitPat: chisel3.util.BitPat.type
  2. val Cat: chisel3.util.Cat.type
  3. val Counter: chisel3.util.Counter.type
  4. val Decoupled: chisel3.util.Decoupled.type
  5. val DecoupledIO: chisel3.util.Decoupled.type
  6. val Fill: chisel3.util.Fill.type
  7. val FillInterleaved: chisel3.util.FillInterleaved.type
  8. val ImplicitConversions: chisel3.util.ImplicitConversions.type
  9. val Input: chisel3.Input.type
  10. val ListLookup: chisel3.util.ListLookup.type
  11. val Log2: chisel3.util.Log2.type
  12. val Lookup: chisel3.util.Lookup.type
  13. val Mem: chisel3.Mem.type
  14. val Module: chisel3.Module.type
  15. val Mux: chisel3.Mux.type
  16. val Mux1H: chisel3.util.Mux1H.type
  17. val MuxCase: chisel3.util.MuxCase.type
  18. val MuxLookup: chisel3.util.MuxLookup.type
  19. val OHToUInt: chisel3.util.OHToUInt.type
  20. val Output: chisel3.Output.type
  21. val Pipe: chisel3.util.Pipe.type
  22. val PopCount: chisel3.util.PopCount.type
  23. val PriorityEncoder: chisel3.util.PriorityEncoder.type
  24. val PriorityEncoderOH: chisel3.util.PriorityEncoderOH.type
  25. val PriorityMux: chisel3.util.PriorityMux.type
  26. val Queue: chisel3.util.Queue.type
  27. val RegEnable: chisel3.util.RegEnable.type
  28. val RegInit: chisel3.RegInit.type
  29. val RegNext: chisel3.RegNext.type
  30. val Reverse: chisel3.util.Reverse.type
  31. val SeqMem: SyncReadMem.type
  32. val ShiftRegister: chisel3.util.ShiftRegister.type
  33. val UIntToOH: chisel3.util.UIntToOH.type
  34. val Valid: chisel3.util.Valid.type
  35. val assert: chisel3.assert.type
  36. implicit val defaultCompileOptions: CompileOptionsClass
  37. val is: chisel3.util.is.type
  38. val isPow2: chisel3.util.isPow2.type
  39. val log2Ceil: chisel3.util.log2Ceil.type
  40. val log2Floor: chisel3.util.log2Floor.type
  41. val printf: chisel3.printf.type
  42. implicit def resetToBool(reset: Reset): Bool
  43. val stop: chisel3.stop.type
  44. val switch: chisel3.util.switch.type
  45. val when: chisel3.when.type
  46. object Bits extends UIntFactory
  47. object Bool extends BoolFactory
  48. object Clock
  49. object Enum extends Enum
  50. object Flipped
  51. case object INPUT extends Direction with Product with Serializable
  52. object LFSR16

    LFSR16 generates a 16-bit linear feedback shift register, returning the register contents.

    LFSR16 generates a 16-bit linear feedback shift register, returning the register contents. This is useful for generating a pseudo-random sequence.

    The example below, taken from the unit tests, creates two 4-sided dice using LFSR16 primitives:

    Example:

    1. val bins = Reg(Vec(8, UInt(32.W)))

// Create two 4 sided dice and roll them each cycle.
// Use tap points on each LFSR so values are more independent
val die0 = Cat(Seq.tabulate(2) { i => LFSR16()(i) })
val die1 = Cat(Seq.tabulate(2) { i => LFSR16()(i + 2) })

val rollValue = die0 +& die1  // Note +& is critical because sum will need an extra bit.

bins(rollValue) := bins(rollValue) + 1.U
  53. case object NODIR extends Direction with Product with Serializable
  54. case object OUTPUT extends Direction with Product with Serializable
  55. object Reg
  56. object SInt extends SIntFactory
  57. object UInt extends UIntFactory
  58. object Vec extends VecFactory
  59. object Wire extends WireFactory
  60. object chiselMain
  61. object experimental

    Package for experimental features, which may have their API changed, be removed, etc.

    Package for experimental features, which may have their API changed, be removed, etc.

    Because its contents won't necessarily have the same level of stability and support as non-experimental, you must explicitly import this package to use its contents.

  62. object log2Down

    Compute the log2 rounded down with min value of 1

  63. object log2Up

    Compute the log2 rounded up with min value of 1

  64. object testers
  65. object throwException

Deprecated Value Members

  1. object debug
    Annotations
    @deprecated
    Deprecated

    (Since version chisel3) debug doesn't do anything in Chisel3 as no pruning happens in the frontend

Inherited from AnyRef

Inherited from Any

Ungrouped