p
chisel3
package chisel3
Linear Supertypes
Ordering
- Alphabetic
- By Inheritance
Inherited
- chisel3
- AnyRef
- Any
- Hide All
- Show All
Visibility
- Public
- All
Type Members
- type Aggregate = chisel3.core.Aggregate
- type Binary = chisel3.core.Binary
- type Bits = chisel3.core.Bits
- type BlackBox = chisel3.core.BlackBox
- type Bool = chisel3.core.Bool
- type Bundle = chisel3.core.Bundle
- type Character = chisel3.core.Character
- type ChiselException = chisel3.internal.ChiselException
- type Clock = chisel3.core.Clock
- type Data = chisel3.core.Data
- type Decimal = chisel3.core.Decimal
- type Element = chisel3.core.Element
- type FirrtlFormat = chisel3.core.FirrtlFormat
- type FullName = chisel3.core.FullName
- type Hexadecimal = chisel3.core.Hexadecimal
- type Mem[T <: Data] = chisel3.core.Mem[T]
- type MemBase[T <: Data] = chisel3.core.MemBase[T]
- type Module = LegacyModule
- type Name = chisel3.core.Name
- type Num[T <: Data] = chisel3.core.Num[T]
- type PString = chisel3.core.PString
- type Printable = chisel3.core.Printable
- type Printables = chisel3.core.Printables
- type Record = chisel3.core.Record
- type SInt = chisel3.core.SInt
- type SyncReadMem[T <: Data] = chisel3.core.SyncReadMem[T]
- type UInt = chisel3.core.UInt
- type Vec[T <: Data] = chisel3.core.Vec[T]
- type VecLike[T <: Data] = chisel3.core.VecLike[T]
- type WhenContext = chisel3.core.WhenContext
-
type
SeqMem[T <: Data] = chisel3.core.SyncReadMem[T]
- Annotations
- @deprecated
- Deprecated
(Since version chisel3) Use 'SyncReadMem'
Value Members
- val Binary: chisel3.core.Binary.type
- val Character: chisel3.core.Character.type
- val Clock: chisel3.core.Clock.type
- val Decimal: chisel3.core.Decimal.type
- val DontCare: chisel3.core.DontCare.type
- val FirrtlFormat: chisel3.core.FirrtlFormat.type
- val Flipped: chisel3.core.Flipped.type
- val FullName: chisel3.core.FullName.type
- val Hexadecimal: chisel3.core.Hexadecimal.type
- val Input: chisel3.core.Input.type
- val Mem: chisel3.core.Mem.type
- val Module: chisel3.core.Module.type
- val Mux: chisel3.core.Mux.type
- val Name: chisel3.core.Name.type
- val Output: chisel3.core.Output.type
- val PString: chisel3.core.PString.type
- val Percent: chisel3.core.Percent.type
- val Printable: chisel3.core.Printable.type
- val Printables: chisel3.core.Printables.type
- val RegInit: chisel3.core.RegInit.type
- val RegNext: chisel3.core.RegNext.type
- val SyncReadMem: chisel3.core.SyncReadMem.type
- val VecInit: chisel3.core.VecInit.type
- val WireInit: chisel3.core.WireInit.type
- val assert: chisel3.core.assert.type
- val chiselTypeOf: chisel3.core.chiselTypeOf.type
- def getDataElements(a: Aggregate): Seq[Element]
- def getModulePorts(m: Module): Seq[Port]
- val printf: chisel3.core.printf.type
- implicit def string2Printable(str: String): Printable
- val when: chisel3.core.when.type
Deprecated Value Members
-
val
SeqMem: chisel3.core.SyncReadMem.type
- Annotations
- @deprecated
- Deprecated
(Since version chisel3) Use 'SyncReadMem'