class TLDspQueue extends TLRegisterRouter[TLRegBundle[Int], TLRegModule[Int, TLRegBundle[Int]] with DspQueueImp[TLClientPortParameters, TLManagerPortParameters, TLEdgeOut, TLEdgeIn, TLBundle]] with DspQueue[TLClientPortParameters, TLManagerPortParameters, TLEdgeOut, TLEdgeIn, TLBundle] with TLDspBlock
Linear Supertypes
Ordering
- Alphabetic
- By Inheritance
Inherited
- TLDspQueue
- TLDspBlock
- DspQueue
- DspBlock
- TLRegisterRouter
- TLRegisterRouterBase
- LazyModule
- AnyRef
- Any
- Hide All
- Show All
Visibility
- Public
- All
Instance Constructors
Value Members
-
final
def
!=(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
-
final
def
##(): Int
- Definition Classes
- AnyRef → Any
-
final
def
==(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
-
val
address: AddressSet
- Definition Classes
- TLRegisterRouterBase
-
final
def
asInstanceOf[T0]: T0
- Definition Classes
- Any
-
val
base: BigInt
- Definition Classes
- TLRegisterRouter
- val baseAddr: BigInt
-
val
beatBytes: Int
- Definition Classes
- TLRegisterRouter
-
var
children: List[LazyModule]
- Attributes
- protected[freechips.rocketchip.diplomacy]
- Definition Classes
- LazyModule
-
lazy val
className: String
- Definition Classes
- LazyModule
-
def
clone(): AnyRef
- Attributes
- protected[java.lang]
- Definition Classes
- AnyRef
- Annotations
- @native() @throws( ... )
-
val
concurrency: Int
- Definition Classes
- TLRegisterRouter
-
val
depth: Int
Depth of queue
Depth of queue
- Definition Classes
- TLDspQueue → DspQueue
-
lazy val
desiredName: String
- Definition Classes
- LazyModule
-
val
devcompat: Seq[String]
- Definition Classes
- TLRegisterRouter
-
val
device: SimpleDevice
- Definition Classes
- TLRegisterRouterBase
-
val
devname: String
- Definition Classes
- TLRegisterRouter
-
final
def
eq(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
-
def
equals(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
-
val
executable: Boolean
- Definition Classes
- TLRegisterRouter
-
def
extraResources(resources: ResourceBindings): Map[String, Seq[ResourceValue]]
- Definition Classes
- TLRegisterRouterBase
-
def
finalize(): Unit
- Attributes
- protected[java.lang]
- Definition Classes
- AnyRef
- Annotations
- @throws( classOf[java.lang.Throwable] )
-
def
getChildren: List[LazyModule]
- Definition Classes
- LazyModule
-
final
def
getClass(): Class[_]
- Definition Classes
- AnyRef → Any
- Annotations
- @native()
-
lazy val
graphML: String
- Definition Classes
- LazyModule
-
def
hashCode(): Int
- Definition Classes
- AnyRef → Any
- Annotations
- @native()
-
var
inModuleBody: List[() ⇒ Unit]
- Attributes
- protected[freechips.rocketchip.diplomacy]
- Definition Classes
- LazyModule
-
var
info: SourceInfo
- Attributes
- protected[freechips.rocketchip.diplomacy]
- Definition Classes
- LazyModule
-
lazy val
instanceName: String
- Definition Classes
- LazyModule
-
val
interrupts: Int
- Definition Classes
- TLRegisterRouter
-
val
intnode: IntSourceNode
- Definition Classes
- TLRegisterRouterBase
-
final
def
isInstanceOf[T0]: Boolean
- Definition Classes
- Any
-
def
line: String
- Definition Classes
- LazyModule
-
val
mem: Some[TLRegisterNode]
Diplmatic node for memory interface Some blocks might not need memory mapping, so this is an Option[]
Diplmatic node for memory interface Some blocks might not need memory mapping, so this is an Option[]
- Definition Classes
- TLDspQueue → DspBlock
-
lazy val
module: TLRegModule[Int, TLRegBundle[Int]] with DspQueueImp[TLClientPortParameters, TLManagerPortParameters, TLEdgeOut, TLEdgeIn, TLBundle]
- Definition Classes
- TLRegisterRouter → LazyModule
-
lazy val
moduleName: String
- Definition Classes
- LazyModule
-
def
name: String
- Definition Classes
- LazyModule
-
final
def
ne(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
-
val
node: TLRegisterNode
- Definition Classes
- TLRegisterRouterBase
-
def
nodeIterator(iterfunc: (LazyModule) ⇒ Unit): Unit
- Definition Classes
- LazyModule
-
var
nodes: List[BaseNode]
- Attributes
- protected[freechips.rocketchip.diplomacy]
- Definition Classes
- LazyModule
-
final
def
notify(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native()
-
final
def
notifyAll(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native()
-
def
omitGraphML: Boolean
- Definition Classes
- LazyModule
-
implicit
val
p: Parameters
- Definition Classes
- LazyModule
-
val
parent: Option[LazyModule]
- Attributes
- protected[freechips.rocketchip.diplomacy]
- Definition Classes
- LazyModule
-
def
parents: Seq[LazyModule]
- Definition Classes
- LazyModule
-
lazy val
pathName: String
- Definition Classes
- LazyModule
-
val
size: BigInt
- Definition Classes
- TLRegisterRouter
-
val
streamNode: AXI4StreamIdentityNode
Diplomatic node for AXI4-Stream interfaces
-
def
suggestName(x: Option[String]): TLDspQueue.this.type
- Definition Classes
- LazyModule
-
def
suggestName(x: String): TLDspQueue.this.type
- Definition Classes
- LazyModule
-
lazy val
suggestedName: String
- Definition Classes
- LazyModule
-
final
def
synchronized[T0](arg0: ⇒ T0): T0
- Definition Classes
- AnyRef
-
def
toString(): String
- Definition Classes
- AnyRef → Any
-
val
undefZero: Boolean
- Definition Classes
- TLRegisterRouter
-
final
def
wait(): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... )
-
final
def
wait(arg0: Long, arg1: Int): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... )
-
final
def
wait(arg0: Long): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @throws( ... )