trait DspRegisterImp[D, U, EO, EI, B <: Data] extends LazyModuleImp with HasRegMap
Linear Supertypes
Ordering
- Alphabetic
- By Inheritance
Inherited
- DspRegisterImp
- HasRegMap
- LazyModuleImp
- LazyModuleImpLike
- MultiIOModule
- RawModule
- BaseModule
- HasId
- InstanceId
- AnyRef
- Any
- Hide All
- Show All
Visibility
- Public
- All
Abstract Value Members
Concrete Value Members
-
final
def
!=(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
-
final
def
##(): Int
- Definition Classes
- AnyRef → Any
-
final
def
==(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
-
def
IO[T <: Data](iodef: T): T
- Attributes
- protected
- Definition Classes
- BaseModule
-
def
_bindIoInPlace(iodef: Data): Unit
- Attributes
- protected
- Definition Classes
- BaseModule
-
var
_closed: Boolean
- Attributes
- protected
- Definition Classes
- BaseModule
-
def
_compatAutoWrapPorts(): Unit
- Definition Classes
- BaseModule
-
final
def
asInstanceOf[T0]: T0
- Definition Classes
- Any
-
val
auto: AutoBundle
- Definition Classes
- LazyModuleImp → LazyModuleImpLike
-
def
circuitName: String
- Attributes
- protected
- Definition Classes
- HasId
-
val
clock: Clock
- Definition Classes
- MultiIOModule
-
def
clone(): AnyRef
- Attributes
- protected[java.lang]
- Definition Classes
- AnyRef
- Annotations
- @native() @throws( ... )
-
val
compileOptions: CompileOptions
- Definition Classes
- RawModule
-
val
dangles: List[Dangle]
- Definition Classes
- LazyModuleImp → LazyModuleImpLike
-
def
desiredName: String
- Definition Classes
- LazyModuleImpLike → BaseModule
-
final
def
eq(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
-
def
equals(that: Any): Boolean
- Definition Classes
- HasId → AnyRef → Any
-
def
finalize(): Unit
- Attributes
- protected[java.lang]
- Definition Classes
- AnyRef
- Annotations
- @throws( classOf[java.lang.Throwable] )
-
def
finishInstantiate(): Unit
- Attributes
- protected[freechips.rocketchip.diplomacy]
- Definition Classes
- LazyModuleImpLike
-
final
def
getClass(): Class[_]
- Definition Classes
- AnyRef → Any
- Annotations
- @native()
-
def
getCommands: Seq[Command]
- Attributes
- protected
- Definition Classes
- RawModule
-
def
getIds: Seq[HasId]
- Attributes
- protected
- Definition Classes
- BaseModule
-
def
getModulePorts: Seq[Data]
- Attributes
- protected[chisel3]
- Definition Classes
- BaseModule
-
lazy val
getPorts: Seq[Port]
- Definition Classes
- RawModule
-
def
hashCode(): Int
- Definition Classes
- HasId → AnyRef → Any
-
def
instanceName: String
- Definition Classes
- BaseModule → HasId → InstanceId
-
def
instantiate(): (AutoBundle, List[Dangle])
- Attributes
- protected[freechips.rocketchip.diplomacy]
- Definition Classes
- LazyModuleImpLike
-
final
def
isInstanceOf[T0]: Boolean
- Definition Classes
- Any
- val loadAfterStore: Bool
- val loadIdx: UInt
- val loadOK: Bool
- val loading: Bool
- val mapMem: Boolean
- val maxlen: Int
- val mem: SyncReadMem[UInt]
- val memMap: Seq[Map]
- val memReadEn: Bool
- val memWriteEn: Bool
-
final
lazy val
name: String
- Definition Classes
- BaseModule
-
def
nameIds(rootClass: Class[_]): HashMap[HasId, String]
- Attributes
- protected
- Definition Classes
- BaseModule
-
final
def
ne(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
-
final
def
notify(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native()
-
final
def
notifyAll(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native()
- def outer: DspRegister[D, U, EO, EI, B]
-
implicit
val
p: Parameters
- Definition Classes
- LazyModuleImpLike
-
def
parentModName: String
- Definition Classes
- HasId → InstanceId
-
def
parentPathName: String
- Definition Classes
- HasId → InstanceId
-
def
pathName: String
- Definition Classes
- HasId → InstanceId
-
def
portsContains(elem: Data): Boolean
- Attributes
- protected
- Definition Classes
- BaseModule
-
def
portsSize: Int
- Attributes
- protected
- Definition Classes
- BaseModule
- val protoData: UInt
- val readEn: Bool
- val readIdx: UInt
- val readMem: UInt
-
val
reset: Reset
- Definition Classes
- MultiIOModule
- val storeAfterLoad: Bool
- val storeIdx: UInt
- val storeOK: Bool
- val storing: Bool
- val streamEdgeIn: AXI4StreamEdgeParameters
- val streamEdgeOut: AXI4StreamEdgeParameters
- val streamIn: AXI4StreamBundle
- val streamNode: AXI4StreamIdentityNode
- val streamOut: AXI4StreamBundle
-
def
suggestName(name: ⇒ String): DspRegisterImp.this.type
- Definition Classes
- HasId
-
final
def
synchronized[T0](arg0: ⇒ T0): T0
- Definition Classes
- AnyRef
-
final
def
toAbsoluteTarget: IsModule
- Definition Classes
- BaseModule → InstanceId
-
def
toString(): String
- Definition Classes
- AnyRef → Any
-
final
def
toTarget: ModuleTarget
- Definition Classes
- BaseModule → InstanceId
- val user: UInt
- val veclen: UInt
-
final
def
wait(): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... )
-
final
def
wait(arg0: Long, arg1: Int): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... )
-
final
def
wait(arg0: Long): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @throws( ... )
-
val
wrapper: LazyModule
- Definition Classes
- LazyModuleImp → LazyModuleImpLike
- val writeEn: Bool
- val writeIdx: UInt
- val writeVal: UInt
Deprecated Value Members
-
final
def
toNamed: ModuleName
- Definition Classes
- BaseModule → InstanceId
- Annotations
- @deprecated
- Deprecated
(Since version 3.2) toNamed API is deprecated -- use toTarget instead