spinal
.
core
VhdlBase
Related Doc:
package core
trait
VhdlBase
extends
VhdlVerilogBase
Created by PIC18F on 07.01.2015.
Linear Supertypes
VhdlVerilogBase
,
AnyRef
,
Any
Known Subclasses
PhaseVhdl
,
VhdlTestBenchBackend
Ordering
Alphabetic
By inheritance
Inherited
VhdlBase
VhdlVerilogBase
AnyRef
Any
Hide All
Show all
Learn more about member selection
Visibility
Public
All
Type Members
class
Process
extends
AnyRef
Definition Classes
VhdlVerilogBase
Value Members
final
def
!=
(
arg0:
Any
)
:
Boolean
Definition Classes
AnyRef → Any
final
def
##
()
:
Int
Definition Classes
AnyRef → Any
final
def
==
(
arg0:
Any
)
:
Boolean
Definition Classes
AnyRef → Any
final
def
asInstanceOf
[
T0
]
:
T0
Definition Classes
Any
def
clone
()
:
AnyRef
Attributes
protected[
java.lang
]
Definition Classes
AnyRef
Annotations
@throws
(
...
)
def
emitClockEdge
(
clock:
Bool
,
edgeKind:
EdgeKind
)
:
String
def
emitDataType
(
node:
Node
,
constrained:
Boolean
=
true
)
:
String
def
emitDirection
(
baseType:
BaseType
)
:
String
def
emitEnumLiteral
[
T <:
SpinalEnum
]
(
enum:
SpinalEnumElement
[
T
]
,
encoding:
SpinalEnumEncoding
)
:
String
def
emitEnumType
(
enum:
SpinalEnum
,
encoding:
SpinalEnumEncoding
)
:
String
def
emitEnumType
[
T <:
SpinalEnum
]
(
enum:
SpinalEnumCraft
[
T
]
)
:
String
def
emitLibrary
(
ret:
StringBuilder
)
:
Unit
def
emitRange
(
node:
Widthable
)
:
String
def
emitReference
(
node:
Node
)
:
String
def
emitSignal
(
ref:
Node
,
typeNode:
Node
)
:
String
var
enumPackageName
:
String
final
def
eq
(
arg0:
AnyRef
)
:
Boolean
Definition Classes
AnyRef
def
equals
(
arg0:
Any
)
:
Boolean
Definition Classes
AnyRef → Any
def
finalize
()
:
Unit
Attributes
protected[
java.lang
]
Definition Classes
AnyRef
Annotations
@throws
(
classOf[java.lang.Throwable]
)
def
getAsyncProcesses
(
component:
Component
,
merge:
Boolean
=
true
)
:
Seq
[
Process
]
Definition Classes
VhdlVerilogBase
final
def
getClass
()
:
Class
[_]
Definition Classes
AnyRef → Any
def
getSensitivity
(
nodes:
Iterable
[
Node
]
,
includeNodes:
Boolean
)
:
Set
[
Node
]
Definition Classes
VhdlVerilogBase
def
hashCode
()
:
Int
Definition Classes
AnyRef → Any
final
def
isInstanceOf
[
T0
]
:
Boolean
Definition Classes
Any
def
isReferenceable
(
node:
Node
)
:
Boolean
Definition Classes
VhdlVerilogBase
final
def
ne
(
arg0:
AnyRef
)
:
Boolean
Definition Classes
AnyRef
final
def
notify
()
:
Unit
Definition Classes
AnyRef
final
def
notifyAll
()
:
Unit
Definition Classes
AnyRef
var
packageName
:
String
final
def
synchronized
[
T0
]
(
arg0: ⇒
T0
)
:
T0
Definition Classes
AnyRef
def
toString
()
:
String
Definition Classes
AnyRef → Any
final
def
wait
()
:
Unit
Definition Classes
AnyRef
Annotations
@throws
(
...
)
final
def
wait
(
arg0:
Long
,
arg1:
Int
)
:
Unit
Definition Classes
AnyRef
Annotations
@throws
(
...
)
final
def
wait
(
arg0:
Long
)
:
Unit
Definition Classes
AnyRef
Annotations
@throws
(
...
)
Inherited from
VhdlVerilogBase
Inherited from
AnyRef
Inherited from
Any
Ungrouped
Created by PIC18F on 07.01.2015.