Packages

c

spinal.core.internals

ComponentEmitter

abstract class ComponentEmitter extends AnyRef

Linear Supertypes
AnyRef, Any
Known Subclasses
ComponentEmitterVerilog, ComponentEmitterVhdl
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. ComponentEmitter
  2. AnyRef
  3. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new ComponentEmitter()

Type Members

  1. class AsyncProcess extends AnyRef
  2. class SyncGroup extends AnyRef

Abstract Value Members

  1. abstract def algoIdIncrementalBase: Int
  2. abstract def component: Component
  3. abstract def mergeAsyncProcess: Boolean
  4. abstract def wrapSubInput(io: BaseType): Unit

Concrete Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##(): Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. var algoIdIncrementalOffset: Int
  5. def allocateAlgoIncrementale(): Int
  6. val analogs: ArrayBuffer[BaseType]
  7. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  8. def clone(): AnyRef
    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @native() @throws( ... )
  9. def cutLongExpressions(): Unit
  10. def elaborate(): Unit
  11. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  12. def equals(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  13. val expressionToWrap: LinkedHashSet[Expression]
  14. def finalize(): Unit
    Attributes
    protected[java.lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] )
  15. final def getClass(): Class[_]
    Definition Classes
    AnyRef → Any
    Annotations
    @native()
  16. def getOrDefault[X, Y](map: ConcurrentHashMap[X, Y], key: X, default: Y): Y
  17. def hashCode(): Int
    Definition Classes
    AnyRef → Any
    Annotations
    @native()
  18. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  19. def isSubComponentInputBinded(data: BaseType): BaseType
  20. val mems: ArrayBuffer[Mem[_]]
  21. val multiplexersPerSelect: LinkedHashMap[(Expression with WidthProvider, Int), ArrayBuffer[Multiplexer]]
  22. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  23. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native()
  24. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native()
  25. val openSubIo: HashSet[BaseType]
  26. val outputsToBufferize: LinkedHashSet[BaseType]
  27. val processes: LinkedHashSet[AsyncProcess]
  28. def readedOutputWrapEnable: Boolean
  29. val referencesOverrides: HashMap[Nameable, Any]
  30. val subComponentInputToNotBufferize: HashSet[Any]
  31. val syncGroups: LinkedHashMap[(ClockDomain, ScopeStatement, Boolean), SyncGroup]
  32. final def synchronized[T0](arg0: ⇒ T0): T0
    Definition Classes
    AnyRef
  33. def toString(): String
    Definition Classes
    AnyRef → Any
  34. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  35. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  36. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @throws( ... )
  37. val wrappedExpressionToName: HashMap[Expression, String]

Inherited from AnyRef

Inherited from Any

Ungrouped