Packages

c

chiseltest.experimental

AsyncResetReg

class AsyncResetReg extends ExtModule

This is a black box example that only works with treadle as it does not define the necessary verilog for verilator/VCS

Should be API compatible with rocket-chip's AsyncResetReg

Linear Supertypes
ExtModule, BaseBlackBox, BaseModule, HasId, InstanceId, AnyRef, Any
Ordering
  1. Alphabetic
  2. By Inheritance
Inherited
  1. AsyncResetReg
  2. ExtModule
  3. BaseBlackBox
  4. BaseModule
  5. HasId
  6. InstanceId
  7. AnyRef
  8. Any
  1. Hide All
  2. Show All
Visibility
  1. Public
  2. All

Instance Constructors

  1. new AsyncResetReg(resetValue: Int = 0)

    resetValue

    reset value for this 1 bit register

Value Members

  1. final def !=(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  2. final def ##(): Int
    Definition Classes
    AnyRef → Any
  3. final def ==(arg0: Any): Boolean
    Definition Classes
    AnyRef → Any
  4. def IO[T <: Data](iodef: T): T
    Attributes
    protected
    Definition Classes
    BaseModule
  5. def _bindIoInPlace(iodef: Data): Unit
    Attributes
    protected
    Definition Classes
    BaseModule
  6. var _closed: Boolean
    Attributes
    protected
    Definition Classes
    BaseModule
  7. def _compatAutoWrapPorts(): Unit
    Definition Classes
    BaseModule
  8. final def asInstanceOf[T0]: T0
    Definition Classes
    Any
  9. def circuitName: String
    Attributes
    protected
    Definition Classes
    HasId
  10. val clk: Clock
  11. def clone(): AnyRef
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native() @HotSpotIntrinsicCandidate()
  12. val d: UInt
  13. def desiredName: String
    Definition Classes
    BaseModule
  14. val en: Bool
  15. final def eq(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  16. def equals(that: Any): Boolean
    Definition Classes
    HasId → AnyRef → Any
  17. final def getClass(): Class[_]
    Definition Classes
    AnyRef → Any
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  18. def getIds: Seq[HasId]
    Attributes
    protected
    Definition Classes
    BaseModule
  19. def getModulePorts: Seq[Data]
    Attributes
    protected[chisel3]
    Definition Classes
    BaseModule
  20. def hashCode(): Int
    Definition Classes
    HasId → AnyRef → Any
  21. def instanceName: String
    Definition Classes
    BaseModule → HasId → InstanceId
  22. final def isInstanceOf[T0]: Boolean
    Definition Classes
    Any
  23. final lazy val name: String
    Definition Classes
    BaseModule
  24. def nameIds(rootClass: Class[_]): HashMap[HasId, String]
    Attributes
    protected
    Definition Classes
    BaseModule
  25. final def ne(arg0: AnyRef): Boolean
    Definition Classes
    AnyRef
  26. final def notify(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  27. final def notifyAll(): Unit
    Definition Classes
    AnyRef
    Annotations
    @native() @HotSpotIntrinsicCandidate()
  28. val params: Map[String, Param]
    Definition Classes
    ExtModule
  29. def parentModName: String
    Definition Classes
    HasId → InstanceId
  30. def parentPathName: String
    Definition Classes
    HasId → InstanceId
  31. def pathName: String
    Definition Classes
    HasId → InstanceId
  32. def portsContains(elem: Data): Boolean
    Attributes
    protected
    Definition Classes
    BaseModule
  33. def portsSize: Int
    Attributes
    protected
    Definition Classes
    BaseModule
  34. val q: UInt
  35. val rst: Bool
  36. def suggestName(name: ⇒ String): AsyncResetReg.this.type
    Definition Classes
    HasId
  37. final def synchronized[T0](arg0: ⇒ T0): T0
    Definition Classes
    AnyRef
  38. final def toAbsoluteTarget: IsModule
    Definition Classes
    BaseModule → InstanceId
  39. final def toNamed: ModuleName
    Definition Classes
    BaseModule → InstanceId
  40. def toString(): String
    Definition Classes
    AnyRef → Any
  41. final def toTarget: ModuleTarget
    Definition Classes
    BaseModule → InstanceId
  42. final def wait(arg0: Long, arg1: Int): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )
  43. final def wait(arg0: Long): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... ) @native()
  44. final def wait(): Unit
    Definition Classes
    AnyRef
    Annotations
    @throws( ... )

Deprecated Value Members

  1. def finalize(): Unit
    Attributes
    protected[lang]
    Definition Classes
    AnyRef
    Annotations
    @throws( classOf[java.lang.Throwable] ) @Deprecated @deprecated
    Deprecated

    (Since version ) see corresponding Javadoc for more information.

Inherited from ExtModule

Inherited from BaseBlackBox

Inherited from BaseModule

Inherited from HasId

Inherited from InstanceId

Inherited from AnyRef

Inherited from Any

Ungrouped